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     Abstract- In this work faster unsigned multiplication has 
been achieved by using a combination of High Performance 
Multiplication [HPM] column reduction technique and 
implementing a N-bit multiplier using 4 N/2-bit multipliers 
(recursive multiplication) and acceleration of the final addition 
using a hybrid adder. Low power has been achieved by using 
clock gating technique. Based on the proposed technique 16 
and 32-bit multipliers are developed. The performance of the 
proposed multiplier is analyzed by evaluating the delay, area 
and power, with TCBNPHP 90 nm process technology on 
interconnect and layout using Cadence NC launch, RTL 
compiler and ENCOUNTER tools. The results show that the 
32-bit proposed multiplier is as much as 22% faster, occupies 
only 3% more area and consumes 30% lesser power with 
respect to the recently reported twin precision multiplier.  
Index Terms- Column compression, HPM multiplier, Hybrid 
final adder, Clock gating. 
 
 
I.    INTRODUCTION 
 
n high performance  digital systems such as 
microprocessors, FIR filters and digital signal processors 
etc., the multiplier is one of the key hardware blocks. So the 
design of multipliers stands challenging with advancement 
in technology. Many researchers have tried and are trying to 
design multipliers which offer either of the following- high 
speed, low power consumption, regularity of  layout and 
hence less area or even combination of them, thereby 
making them suitable for various compact, low power and 
high speed VLSI implementations. However area and speed 
are two conflicting constraints. So, improving speed results 
in larger area and vice versa. Hence we try to find out the 
best trade off solution amongst them. 
    In recent trends the column compression multipliers are 
popular for faster computations due to their higher speeds 
[1-2]. The first column compression multiplier was 
introduced by Wallace in 1964 [3]. In 1965, Dadda altered 
the approach of Wallace by starting with the exact 
placement of the (3,2) counters and (2,2) counters in the 
maximum critical path delay of the multiplier [4]. In 2006, 
H. Eriksson along with his research team presented HPM 
reduction tree structure that has an ease of layout compared 
to Dadda’s approach [5]. Compared to Dadda, HPM is 
slightly faster and consumes lesser power while area being 
the same. So we implemented the multiplier design using 
HPM.  
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The total delay of the multiplier can be split up into three 
parts: 1. The Partial Product Generation (PPG) 2. The Partial 
Product Summation Tree (PPST), and 3.The Final Adder 
[6]. Of these the dominant components of the multiplier 
delay are due to the PPST and the final adder. The relative 
delay due to the PPG is small. Therefore significant 
improvement in the speed of the multiplier can be achieved 
by reducing the delay in the PPST and the final adder stage 
of the multiplier. Here we are reducing the PPST delay 
using faster multiplication technique of performing the N-bit 
multiplication by ‘4’ N/2-bit multiplications running in 
parallel and by the hybrid adder we are reducing the final 
adder delay. 
    The bit width of the multiplier is same as that of the bit 
width of the largest operand of the application that the 
processor executes. But most of the times the operands do 
not occupy the maximum width and utilizes the resources 
unnecessarily which results in power loss. In the year 2005 
Magnus Sjalander explored on this idea to reduce this type 
of power consumption by using operand guarding technique 
and named it as Twin Precision Technique [6]. Now in this 
paper we are utilizing the same property for reducing the 
power and operator isolation is being performed using clock 
gating technique. 
    The remaining paper is organized as follows:  Section II 
describes the design of the faster multiplier structure. 
Section III describes the design of hybrid adder and clock 
gating. Section IV is all about result analysis. Section V is 
the Conclusion. Section VI includes the bibliography.  
 
  Assumtion- Multiplier bitwidth and multiplicand bitwidth are 
same.  
 
II.    DESIGN OF FASTER MULTIPLIER STRUCTURE 
 
    The first step of multiplication is PPG. PPG can be done 
by using an AND gate array or series of multiplexers. The 
next step is PPST. The PPG and PPST are shown in the 
following subsections 
 
A.    Partial Product Generation [PPG] 
 
   Here we are considering N-bit multiplier, so let us assume 
 
Multiplicand Y = yn-1 yn-2 yn-3 . . . . . . . . y3 y2 y1 y0 
Multiplier     X = xn-1 xn-2 xn-3 . . . . . . . . x3 x2 x1 x0 
 
    So the partial products are (yjxi) ∈ {0,1} where i, j = 
0,1,….n-1. So for a N x N multiplication we are having a 
total of N2 partial products as shown in the figure. 1(a).  The 
value of yjxi is ‘1’ when both the operand bits are high and 
‘0’ when any one of the operand bit zero. Thus an AND gate 
can be used for the generation of partial products. For the 
convenience of representation of architecture we are 
considering N = 8.  
   Figure. 1(b) there are four different partial products arrays, 
of them the partial products that are marked 
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       7 6 5 4 3 2 1 0 
      15 14 13 12 11 10 9 8  
     23 22 21 20 19 18 17 16   
    31 30 29 28 27 26 25 24    
   39 38 37 36 35 34 33 32     
  47 46 45 44 43 42 41 40      
 55 54 53 52 51 50 49 48       
63 62 61 60 59 58 57 56        
 
 
    7 6 5 4    3 2 1 0 
 mul2  15 14 13 12  mul1  11 10 9 8  
  23 22 21 20    19 18 17 16   
 31 30 29 28    27 26 25 24    
               
   39 38 37 36    35 34 # #  
 mul4 47 46 45 44  mul3  43 42 41 #   
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given to N/2-1 bit RCA with ‘1’ as carry input and 
calculating the result before the actual carry arrives. We 
have used a multiplexer for selecting the product based on 
the actual carry generated by N+1-bit RCA. This 
dependency and flow can be clearly observed in figure. 3. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure. 2 Proposed architecture. 
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Figure. 3 Products of four multipliers [M1, M2 , M3, M4] 
 
III.    THE HYBRID FINAL ADDER DESIGN AND CLOCK GATING 
 
A.    MBEC ADDER DESIGN 
 
   In previous works the hybrid final adder designs used to 
achieve the faster performance in parallel multipliers were 
made up of Carry Look ahead Adder (CLA) and Carry 
Select Adder (CSLA) [8-10]. But CSLA occupies very large 
chip area than other adders (2x times compared to RCA). 
Here in this paper we are using MBEC (Multiplexers with 
Binary to Excess-1 Converters) to achieve the optimal 
performance. When compared to Carry Save Adder (CSA) 
and CLA adder MBEC is much faster and occupies lesser 
area and consumes less power compared to CSLA [11].  
  In the proposed architecture we have used N/2-1 bit RCA 
and multiplexer for adding the MSB n/2 bits of M4 product 
before the carry bit arrives by giving ‘1’ as carry input as 
shown in figure.2 thus making the operation slower, 
occupying more area and consuming more power. Now the 
N/2-1 bit RCA is replaced with Binary to Excess-1 
Converter (BEC). The logic diagram of a 5-bit BEC is 
shown in figure. 4. The BEC is used for further improving 
the speed. 
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Figure. 4 5 Bit Binary to Excess-1 Converter 
 
B.    Clock Gating 
 
   As mentioned earlier we are using operator isolation for 
the reduction of power using clock gating technique. Clock 
gating technique is nothing but to control the clock using 
one control signal. This can be performed using a simple 
AND gate. In our design previously we were using two N-
bit registers for inputs are now replaced by 8 N/2-bit 
registers i.e., 2 for each multiplier which are driven by 3 
different clocks generated by using the original clock and a 
control circuit as shown in figure. 5. 
  The circuit used here is a 2 to 3 decoder where our 
operation mode is input and we are generating 3 outputs that 
are in turn can be used for generating 3other clocks that 
control the flow of data in to the multipliers through 
registers. The decoder truth table is shown in Table I. 
 
TABLE I 
DECODER TRUTH TABLE 
 
Operation 
Mode T[1] T[2] T[3] 
00 – Both M1 
and M4 in 
operation for 
Twin Precision 
1 0 1 
01 – Only M1 
in operation 1 0 0 
10 – Only M4 
in operation 0 0 1 
11 – Full Mode 
operation 1 1 1 
 
  The advantage in this design compared to the regular twin 
precision multiplier in [7] is that we are isolating the 
operator instead of operand guarding. So in this design we 
can make use of one multiplier at a time for one N/2- bit 
multiplication but in regular twin precision we have to give 
all zeros for MSB N/2 bits of multiplier and multiplicand in 
order to operate the multiplier for same operation, so there is 
restriction in giving inputs which is not feasible always. But 
the control circuit here provides an advantage to overcome 
this. 
    The architecture shown in figure 5 not only increase 
speed but also provide the N/4 bit multiplication with less 
power consumption. This can be clearly observed from the 
result analysis. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure. 5. Proposed Architecture with BEC Adder and Clock Gating 
 
IV.    RESULT ANALYSIS 
 
  The comparison between the Table II (regular Twin 
precision multiplier in [7]) and Table III (proposed 
multiplier with BEC adder and clock gating) summarizes the 
enhanced performance of the proposed multiplier in terms of 
percentages which are listed in Table IV. The power results 
are calculated dynamically with 10000 inputs for 16 bit 
multiplier and with 15000 inputs for 32 bit multiplier. The 
summary of power comparisons in Table II and III for 16 
and 32 bit are plotted respectively in figures 6 and 7. The 
area and timing comparison plots are shown in figures 8 and 
9 respectively.  The power delay products are shown in 
Table V.  
 
TABLE II 
REGULAR TWIN PRECISION MULTIPLIER (SJALANDER ET AL.) 
 
Multiplier 
Word Size  
Type 
of 
Operation  
Area 
(kµm2)  
Time 
(ps)  
Power 
(mW)  
 
16 x 16 
 
 
 
32 x 32 
 
 
One 16 x 16 
Two 8 x 8 
One 8 x 8 
One 32 x 32 
Two 16 x 16 
One 16 x 16 
 
12.304 
 
 
41.656 
 
 
3 
 
 
5.5 
 
 
1.285 
0.600 
0.325 
6.217 
2.852 
1.507 
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TABLE III 
PROPOSED MULTIPLIER 
 
Multiplier 
Word Size  
Type 
of 
Operation  
Area 
(kµm2)  
Time 
(ps)  
Power 
(mW)  
 
16 x 16 
 
 
 
32 x 32 
 
 
One 16 x 16 
Two 8 x 8 
One 8 x 8 
One 32 x 32 
Two 16 x 16 
One 16 x 16 
 
12.471 
 
 
42.985 
 
 
2.6 
 
 
4.25 
 
 
1.331 
0.568 
0.260 
4.362 
1.846 
0.985 
 
TABLE IV 
PERFORMANCE OF THE PROPOSED MULTIPLIER WITH RESPECT TO REGULAR 
TWIN PRECISION MULTIPLIER 
 
Multiplier 
Word Size  
Type 
of 
Operation  
Area 
(%)  
Time 
(%)  
Power 
(%)  
 
16 x 16 
 
 
 
32 x 32 
 
 
One 16 x 16 
Two 8 x 8 
One 8 x 8 
One 32 x 32 
Two 16 x 16 
One 16 x 16 
 
+1.357 
 
 
+3.190 
 
-13.334 
 
 
-22.727 
 
 
3.476 
-5.261 
-19.927 
-29.835 
-35.278 
-34.618 
 
TABLE V 
POWER DELAY PRODUCT COMPARISON OF THE PROPOSED MULTIPLIER 
WITH RESPECT TO REGULAR TWIN PRECISION MULTIPLIER 
 
Multiplier 
Word Size  
Multiplier 
  
Energy 
 (mJ)  
Percentage 
(%)  
 
16 x 16 
 
32 x 32 
 
 
Sjalander 
Proposed 
Sjalander 
Proposed 
 
3.8484 
3.4593 
34.1971 
18.5397 
 
 
-10.1106 
 
-45.7825 
 
 
Figure. 10 represent all the percentage results shown in 
Table IV. 
 
V.    CONCLUSION 
   
  We have successfully achieved a faster and low power 
multiplication by using a combination of High Performance 
Multiplication [HPM] column reduction technique and 
implementing a N-bit multiplier using 4 N/2-bit multipliers 
by rearranging partial products and acceleration of the final 
addition using a hybrid adder, low power has been achieved 
by using clock gating technique. The result analysis shows 
that area overheads are not significant when compared to the 
increase in speed and reduction in power consumption. The 
proposed multiplier design technique can be implemented 
with any type of parallel multipliers to achieve faster and 
low power performance. This work can be easily extended 
to signed multiplication. 
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Figure. 6 Power Comparison Plot for 16 x 16 multiplier 
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Figure. 7 Power Comparison Plot for 32 x 32 multiplier 
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Figure. 8 Area Comparison Plot for both 16 x 16 and 32 x 32 multiplier 
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Figure. 9 Delay Comparison Plot for both 16 x 16 and 32 x 32 multiplier 
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Figure. 10 Percentage Comparison Plot for Table I and Table II 
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